Abstract -In this paper we discuss the real time implementation and development of a front-end that is able to sample RF signals with a large bandwidth and dynamic range. This front-end uses an 8 channel RF multiplexer sampled by an 8 channel ADC board. A FPGA board is used to control the ADC and implements the digital synthesis filter bank. Preliminary results show that is possible to reconstruct the input signal.
I. INTRODUCTION
The front-end is one of the key components to make the Software Defined Radio (SDR) a reality [1] . To achieve the full flexibility promised by the SDR concept, the frontend must be able to acquire a large bandwidth of the RF spectrum even if only a fraction of it is used. However, as the bandwidth of the signal increases, two main problems arise from the A/D converters point of view [2] :
1-The PAPR of the signal increases and the probability density function becomes Gaussian.
2-High powered RF signals may cause a blocking effect to weaker signals, thus reducing the dynamic range of the system.
To solve these two problems the ADC must have a large dynamic range, which is difficult to obtain for high speed ADCs. Nature has found a solution to this problem with the cochlea, which is a passive analog filter bank that splits the input audio signals into sub-bands. Then, the hair cells that are equivalent to ADCs with a low sampling rate and a small number of bits, convert the signal of each band to a digital format. The auditory system combines these signals achiving a high dynamic range(120db) and a high bandwidth (several octaves). Hybrid filter banks (HFB) are a possible solution to implement such wide band front-ends using current A/D converters technology. The behavior of the HFB is depicted in Fig. 1 where it can be seen that the input signal is split into M subsequent bands through the means of an analog channelizer and each band digitalized by a dedicated A/D converter using subsampling, being the phase offset of each ADC. As the bandwidth of each channel is reduced by M, the standard deviation is reduced by √ and thus, dynamic range and PAPR problems are reduced and low cost A/D converters may be employed.
In this paper we propose a real-time implementation of this concept for an 8 channel system.
On the next section we describe our system and the used hardware.
On section III we show some measurements of the RF cochlea frequency response and of the ADCs. Finally we show some results of the system acquiring a multisine signal in real time.
II. HARDWARE

A. ADC and digital filters implementation
The hardware used was a Xilinx ML605 development board, which has a Virtex-6 FPGA, and a FMC108 4DSP 8-ADC board, with a maximum sampling rate of 250Msps with 14bits of resolution, connected directly to the FPGA board via a FMC connector. This hardware could theoretically be used to convert analog signals with a maximum bandwidth of 1GHz using a wider band channelizer.
The main obstacle regarding the HFB architecture relates to its high sensibility to analog imperfections [3] . For this implementation, all ADC channels are required to present matched phase responses in frequency, otherwise, synchronization between the acquired signals is degraded resulting in an improper cancellation of aliasing terms. This was not possible in the original firmware design supplied by 4DSP, which only allows sampling each ADC individually. Due to this, the firmware was completely redesigned and the system can now acquire 8 channels simultaneously.
To test the inter-channel phase relation a ZCSC-8-1+ power splitter was used instead of the filter bank shown in Fig. 2 to get the same input signal to each ADC at the same time. A discrete frequency sweep was produced, through a SMU200 signal generator, and the phase results for each channel were compared using the first ADC as a reference.
To cancel phase and amplitude imbalance from the power splitter, its transmission responses were measured, with a E8361C network analyzer. The results were used to equalize the above mentioned ADC frequency sweep responses:
where f is the frequency of the sinusoid in which the ADC samples were acquired, is the complex value of frequency response derived from the ADC samples and the forward transmission coefficient for the power splitter acquired from the network analyzer. The resulting phase responses are plotted in Fig. 3 , and it can be seen that some A/D converters present phase offsets higher than one degree for the considered range of frequencies. These phase offsets may interfere in the reconstruction of the signal, and reprogrammable FIR filters were implemented in the FPGA to compensate the phase imbalance for each channel in real time.
B. Analog filters
We will use an analog filter bank from 50MHz to 100MHz divided in 8 channels. Each channel connects directly to one ADC and the samples from all the ADCs will be used to reconstruct the original signal.
III. DIGITAL FILTER SYNTHESIS BANK
The digital filter bank is synthesized from the measurements made for the analog filter bank with the Network Vector Analyzer, and the method used was the following [4] :
As shown in figure 1 , the reconstructed signal is obtained by filtering with the filters the M signals converted by the ADCs working at 1/M of the effective Nyquist sampling rate 1/ of the input signal. Therefore, the Fourier transform for the output signal is as follows:
Since we want the filter bank to achieve almost perfect reconstruction, the output signal needs to be a delayed version of the input signal and the distortion needs to be:
where represents a set of arbitrary frequencies with 0,1, … 1. Then the coefficients of the FIR filters can be evaluated from:
where is the pseudoinverse of the Fourier transformation matrix . 
IV. RESULTS
For this experiment, only 5 channels of the filter bank were used. They were connected to 5 ADCs and one extra ADC was used to sample the original signal and used as a reference. The sampling frequency was set to 10Mhz for each channel. A multi-sine signal with 17 tones spaced by 1MHz and centered at 62.5MHz was generated using a E4433B signal generator. Each sine has random phase.
The received signal is then oversampled by the ADCs and sent to a computer where the samples are then used with the algorithm described in section III. 
V. CONCLUSION
The results shown that our implementation was able to reconstruct the input signal with a small error. To reduce this error, the reconfigurable FIR filters implemented in FPGA could be used to compensate the phase offset between ADCs based on the channel with the most advanced phase. The final objective will be to use a filter bank and some additional hardware to achieve 2Gsps with 8 ADCs operating at 250Msps each with a better quality than it would be possible with a single ADC at 2Gsps with the same resolution.
